In this paper we have analyzed and modeled the failure probabilities (access time failure, readwrite stability failurc, and hold stability failure in the stand-by mode) of S U M cells due to process paramctcr variations. A method to predict the yield of a memory chip designed with a cell is proposed based on the cell failure probability. The developed mcthod can be used in the early stage of a design cycle to optimize the design for yield enhancement.
INTRODUCTION
Increasing inter-die statistical variations in the process parameters (channel length (L), width (W), and transistor threshold voltage (VI)) has emerged as a serious problem in the nano-scaled circuit design [I] . The inter-die parameter variations, coupled with the intrinsic on-die variation in Vt due to random dopant fluctuation, can result in failure of SRAM cells [I] . A cell failure can occur due to: (a) an increase in the cell access time (access time failure), (b) unstable readhrite operations (readwrite stability failure), or (c) failure in the data holding capability of the cell at a lower supply voltage (hold stability failure in the stand-by mode). A failure in any of the cells in a column (or row) of the memoly will make that column (or TOW) faulty. If the number of faulty columns (or rows) in a memory chip is larger than the number of redundant columns (or rows), then the chip is considered to be faulty. Hence, the failure probability of a cell is directly related to the yield of a memory chip. Consequently, estimation of the failure probability for a cell is necessary in the design phase to ensure a good yield. In this paper, we have developed a method to predict the yield of a memory chip under inter-die variation of L, Wand VI by estimating the failure probability of the cell considering intra-die parameter variation. The method is developed considering intra-die Vi variation (principally duc to random dopant fluctuation) and can be extended to include on-die random variation in L and W. In particular, we have * Modeled the access time, the read stability, the write stability, and the hold stability failures of a cell due to process variation. Developed a method to estimatc the failure probability of a memory and to predict the yield of a memory chip. Presented a statistical analysis of the impact of circuit (transistors sizing) and architecture (# of rows and columns) on the cell failure probability and memory yield.
DEVICE CHARACTERITICS ~ ~~~~
i i b u r SRAM cell (Fig.1) we have used transistors of 50nm gate length (Leff=25nm) designed using MEDIC1 [2], [5] . In our analysis, we have used the short channel MOSFET theory to model the currents and threshold voltage considering the device geometry and doping profile [3], [4] . Fig. 2 shows the Id-Vg charactenstics of the designed transistors.
EST~MATION of CELL FAILURE PROBABILITY (P+.)
and YIELD PREDICTION
Fig. 1: SRAM Cell
A failure in an SRAM cell can occur due to: (a) an increase in the access time of thc cell resulting in a violation of delay requircment, dcfined as access time failure, (b) destmctivc reed (read failure) andlor unsuccessful write (write failure), resulting in a dynamic stability failure (Fig. 3) and, (c) the destruction of the cell content in the standby mode with the application of a pre-specified (designed) lower supply voltage (V,,oLD), known as hold-slabiliry failure (Fig. 3) . In a die, failures are principally caused by the mismatch in the device parameters (L, W, Vt) of different transistors (intra-die) in the cell. Such devicc mismatch modifies the strength of the different transistors resulting in different failure events. The principal source of the device mismatch is tbe intrinsic fluctuation of the Vi of different transistors due to random dopant effect [I] . Hence, in this work we have considered the Vt variation as the major source of intra-die variation while estimating the failure cs. The proposed method can also be extended to include L and W variation (or the impact of L and W variations can also be represented as an additional contribution to the Vt variation).
Distribution of the Intrinsic Vt Variation (6Vt)
To estimate the failure probability, the threshold voltage (Vt) of the cell transistors are considered as six independent random variables (RV) [I] . The probability distribution function (pdO of VI fluctuation ( U t ) of each transistor is assumed to be Gaussian (mean=O). The standard deviation (av,) depends on the manufacturing process, doping profile, and the transistor size. In the proposed method, ayt for a minimum sized transistor (ayto) is an input parameter and the dependence of ov, on the transistor size is given by [4]:
Access Time Failure (AF)
The cell access time (TAccrSs) is defined as the time required to produce a pre-specified (AMiN=O.l VDD) voltage difference bctwcen two bit-lines (bit-differential). If due to Vt variation, the access time of the cell is bigber than the maximum tolerable limit (Tw), an access time failure is said to have occurred. The probability of access time failure (PAP) of a cell is given by:
While reading thc cell storing VL='I 'and V,='O' (Fig.l, Fig.3 ), bitline BR will discharge through AXR and N R (by the current IBn). Simultaneously, BL will discharge by the gate leakage, the subthreshold leakage, and the junction leakage of AXL of all the cells (InL) connected to BL. The discharging currents InR and IBL are given by: Using these assumptions, Tac can be given by:
The access time givcn by ( 5 ) closely follows the MEDICI simulation result (Fig. 4a) . TAccEss principally depcnds on Vt of A& and NR which determines
(UriihAXLfil is approximated as
NxEI',,b+l, where, is the expected value of I,,,haxl considering random variation in 6VtML). From Fig. 4b , it can be observed that, the distribution of TAccLss (considering variation in independent RVs 6VtMR and aVt,,,~) is approximately Gaussian in nature. Hence, we estimate the pdf of Tacciss as a Gaussian RV with mean (qraC) and standard deviation (ora=) given by [6]:
where, uAxuNR is the standard-deviation and qnVR (=O) is the mean of the 6Vt distribution of the transistors AXR&. The derivatives can be cstimated numerically. The distribution using ( 6 ) closely matches the exact distribution (Fig. 4b) 
. Using the derived pdf (~T A~C E S S (~~C C E S~) ,
PAF can be estimated as:
I~~~c=~.~s('acc~ss)d('ncciss) = 1 -% A C C E S . d~M A X ) (7)
where, Fir~riss(~ACcEs~ is the cumulative distribution function (cdf) of a Gaussian pdf. PA, of a cell using the model closely matches the one obtained using Monte-carlo simulation ( Table-1 While reading the cell shown in Fig. 1 (V,='I' & V,='O') , V, increases due to the voltage divider action of Ru, and NR to a positive value V,,,.
If VREAD is higher than the trip point of the inverter P,.-NL (VrR,pRD) then the cell flips after reading the cell (Fig.S(a) ) [7] . This represents a read failure (RF) event. Hence, the read-failure probability (Pw) is given by: 
At
Neglecting the leakage current components to node R, we have [7] :
Similarly, V, , , , can be obtained by solving [ 7 ] : as Gaussian distributions (since GVls are Gaussian) with the means the variances obtained using (6) (Fig. 6a, 6b) . PRF is given by: (1 1)
where, '72 = V", , -'7vmp and
The estimated value of Pw closely follows the values obtained from Monte-Carlo simulations (Table-I) .
Write Stability Failure (W,)
While writing a '0' to a cell storing ' l ' , the node VL gets discharged through BL to a low value (VwR) determined by the voltage division between the PMOS P, and the access transistor AX, [7] . If V, can-not be reduced below the trip point of the inverter Pn-NB (VTR,p,vR), within the time when word-line is high (TwL), then a write failure occurs (Fig. 3b) . The write-failure probability (PwF) is given by: 
I d i n r A x~= I d T O r p~
(assuming V , is low enough so that AXL is in linear region and PL is in saturation region). VTR,pwR can be obtained by solving for trip-point of the inverter PR-NR using (11). TwMIE obtained using (14) closely matches the MEDIC1 simulation result with Vi variation of different transistors (Fig. 7a) . TwurE is a strong function of the RVs 6VtPL, dF'f,,,,, aVt,, & SVtMK. Using (6) we can estimate the mean (vim) and the standard-deviation (oTm) and approximate the pdf as a Gaussian one vm(fWn)) (Fig. 7b) .
However, most of thc write-failures originate from the 'tail' of the at the tail region, we can use a non-central F distribution [6] . Using the pdf (Gaussianlnon-central F) of TwniiE, the Pw is given by:
(15) h=L FIvR(thRj represents the cdf of the probability distribution (Gaussianlnon-central F) [6] . PwF obtained using (15) closely matches the result using Monte-Carlo simulations (Table-I) .
Hold Stability Failure (H,)
In the stand-by modc, the Vuu of the cell is reduced to lower the leakage power consumption. However, if the lowering of VuD causes the data stored in the cell to he destroyed, then cell is said to have failed in the hold-made [8] (Fig. 3c) . Hence, for a hold-failure event, the minimum supply voltage that can he applied to the cell in the hold-mode (VDDHm,,) , without destroying the data, is higher than the designed stand-by mode upp ply voltage (VMoLD). Thus, the probability of hold-stability failure (PHF) is given by:
Lowering the VDU of the cell (say VoDH represents the cell VDU ?t the hold mode) reduces the voltage at the node storing '1' (V, in Fig. 1) . Due to leakage of N,, VL will be less than VDuH for low VDDH.The hold-failure occurs if VL < V, , of PR-NR. Hence, VuuHmin can be obtained by solving: 
R,W,]+ P[A,R,H,]+ P[RFWFHF]+ P[WFHpAF]-P[Al/]
(1 9)
To simplify the estimations of the probabilities of the joint events, let us consider Table- To estimate the yield of memory, we define the failure probability of column (Pcoi) (or row (PROW)) as the probability that any of the cells (out of N cells) in that column (or row) fails. Assuming a colunm redundancy, the probability of failure of a memory chip (Pmnr) designed with NcoL number of columns and Nnc number of redundant columns, is defined as the probability that more than Nnc (i.e. at least NRc+I) columns fail (similar definition is applicable for row redundancy). Hence, PcoL and PUEM can be given by: ( Fig. 1 la) . The impact of supply voltage drop is most significant for the access time failure. ThZ derived model can also be extended to include Vdd of a cell as an independent Gaussian random variable. ,E and VDLIHmjn, @) the rate of change of these parameters with Vt vanation thereby changing the mean and the variance of these parameters, and (c) the variance of the Vt variation (see (I) ). For example, Fig. 12 shows that, along with the nominal value, the mean and the standard deviation of TA,, significantly vary with WnOd and W,, In this section, we study the impact of variation of strength of different transistors (only width is used to vary the strength) on the cell failure probability Variation of the strength using channel length follows the same trend. Fig. 13 shows that, a weak access transistor (small Wna) reduces PnF (V,,, decreases). However, it increases PAF (increases q and a of TAcoFss (Fig. 12) ) and Ps,F (Fig. 13) Increasing W n~ increases the strength of pull-down NMOSs (NL &
NR)
). This reduces Pw ( VmAD 1) and PAF by increasing the strength of NR (Fig. 13) . Increase in width of NR has little impact on PwF. Although, it slightly increases the nominal value of Tw,,, the reduction of om of NR (see (I) ) tends to reduce U~I T F and hence
PwF remains almost constant. An increase in the V~m p of Px-N, initially reduces PHF with the increase in W, , . However, a higher width of Nr reduces VL (from the applied V,,,) due to an increase the leakage of NL. Consequently, a vely high W , , increases the PHF.
Due to the variation in the failure probability, the choice of the transistor sires has a strong impact on the yield (Fig. 14a) . Hence, it can be concluded that, a statistical approach to the design of the transistor sizes is necessary to maximize the yield. The derived failure probability models can be effectively used far such statistical optimizations.
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Fie. 12: The irnnaet of transistor she on the distributions of TArrrF.
